Abstract: This paper discusses impacts of flexible V th control, low process variability, and steep SS with small on-current of new structure devices on ultra-low voltage circuits. Our simulation results based on PTM 22 nm model clarify applicability of ultra-low voltage operation to a nominal speed common SoC designs by an introduction of V th control as well as low power sensor nodes. We also reveal requirement of process variability suppression for high energy efficiency with steep SS transistors, and utilization of small on-current steep SS transistors to low power and low speed applications. Our qualitative discussion well explains these experiment results.
Introduction
The advancement of CMOS fabrication technology has brought various computer environments like high performance servers, personal computers, laptop or mobile terminals, and so on. Now, highly advanced CMOS technology gives us a prospect to computing nodes with ultra-low voltage operation and ultra-low power consumption. Current technology enables <10 ps single gate delay at about 1 V operation voltage, and even at an ultra-low voltage below 0.5 V, a few tens or hundreds KHz operation frequency is expected. In addition, though increase of circuit delay is in proportional to inverse of supply voltage 1=V, computing energy per clock cycle is reduced in proportional to V 2 . This high energy efficiency in the ultra-low voltage region gives a perspective to computing nodes with ultra-low power consumption. On the other hand, recent technology scaling is facing the limit of voltage scaling because of increasing the leakage current, and reduction of power consumption or raise of operation frequency by the scaling is limited in comparison with past processes. Recently, in addition to shrinking technology node, there are many proposals of new structure transistors which enable further advancement of LSI performance beyond the limit of the scaling, and such transistors are also considered to be more suitable for the ultra-low voltage operation. Transistor called FD-SOI, ET-SOI, or SOTB [1, 2] was proposed as one of the improved structures of conventional planer bulk MOSFET. In this structure, pMOS and nMOS which have ultra-low dose channels are shaped on the thin SOI layer. Ultra-low dose channel enables smaller random dopant variability of this SOI transistor in comparison with conventional MOSFET, and improvement of ultralow voltage operation performance is expected. Another feature of this SOI transistor is flexible V th controllability by backgate biasing. Reference [1] reported that V th of SOTB transistor could be changed by over 0.3 V with backgate biasing. On the other hand, impact or effective utilization of V th control or small process variability on ultra-low voltage designs is scarcely discussed so far. A few works reported only experimental results of lowering operation voltage due to small process variability with SOTB [3, 4, 5] .
Another approach is new structure transistors which enable steeper subthreshold slope (SS). Improvement of SS is effective for improving leakage current, and brings further benefits of scaling. FinFET is already in practical use, and achieved 75 mV/dec. SS [6] . The theoretical limit of SS of conventional CMOS at the room temperature is about 60 mV/dec., and Tunnel FET (TFET) is one of the candidates which overcome this limit [7, 8] . However, TFET is suffering from serious low oncurrent issue, and usefulness of TFET is currently unclear in spite of its sub-60 mV/ dec. SS. Though there are several works about improvement of on-current of TEFT [9] , sub-60 mV/dec. SS was not achieved in such works.
In this paper, we discuss the impact of introduction of flexible V th control, improvement of SS and process variability, and utilization of low on-current steep SS transistors on ultra-low voltage designs based on simulations. Our contributions in this papers are following suggestions.
• Application of ultra-low voltage operation to common nominal speed SoCs by introduction of flexible V th control • Requirement of process variability suppression for further advancement of ultra-low voltage designs • Applicability of low on-current steep SS transistors to low speed applications
We first discuss the ultra-low voltage designs when flexible V th control is introduced based on simulations. Though ultra-low voltage designs have been considered to be applied to low speed applications, we suggest new application target of ultra-low voltage designs from discussions. In addition to flexible V th control, improvement of SS is also considered in simulations, and we clarify that reduction of the process variability will be required for obtaining high energy efficiency in ultra-low voltage designs with improved SS transistors. Finally, we investigate low on-current conditions of steep SS transistors like TFET, and we substantiate that low on-current steep SS transistors are useful for low power and low speed application even if their on-current is only 1/30-1/300 of that of planer MOSFETs.
In Sec. 2, we discuss impacts of the flexible V th control, process variability, and low on-current steep SS transistors on ultra-low voltage designs based on simulations. Section 3 describes theoretical discussions which explain the results obtained in Sec. 2, and Sec. 4 concludes this paper. [12] is adopted as a circuit simulator. "DELVTO" instance parameter of a transistor model implemented in SmartSpice simulator is exploited to change the V th of transistors. We simulated 29-stage inverter chain circuit. When we verify the impact of process variability, V th of each transistor is varied randomly according to normal distribution, and average of simulation results of 34 chains is calculated. This simulation includes about 1000 gates, and impact of 3 variations is expected to be observed. Both of rise-input and fall-input results are also simulated and averaged. When one or more chains failed to operate at the specific condition, the circuit operation is regarded to be failed at that condition.
Impact of introduction of V th control to low-voltage design
As described in Sec. 1, new structure SOI transistors enable flexible V th control by backgate biasing. This section discusses the impact of flexible V th control on ultralow voltage designs.
The introduction of V th control changes the relation between power and delay in ultra-low voltage designs. Here, we simulate 100 mV/dec. transistor which is typical SS value of conventional planer Si MOSFET to obtain relation between power and delay. In ultra-low voltage designs, there is an inevitable tradeoff between a delay and a power. Power efficiency, i.e. energy/cycle, is improved by lowering of operation voltage instead of a larger delay. This relation can be drawn with a graph in Fig. 1 (a) [13] . When the V th control is introduced, the relation between the power, operation voltage, and V th can be depicted with a contour map (dashed-line) in Fig. 1(b) [14, 15] . The 29-stage inverter delay is depicted with a contour map (solid-line) on Fig. 1(b) . Outside of the black solid line described with "Operation Limit" is the range where the circuit failed to operate. As observed on Fig. 1(b) , V dd can be lowered with keeping circuit delay constant by flexible V th control. Fig. 2 (a) depicts relation between energy/cycle and V dd when 29-stage inverter chain delay is kept 1 ns, 10 ns, 100 ns, 1 us, and 10 us. These delay contour lines are almost straight because the the circuit delay is determined by I on , and I on strongly depends on (V dd -V th ).
V th control enables lowering operation voltage and power consumption without compromising the delay, and even in a 1 ns delay with 29-stage inverter, energy/ cycle is minimized at about 0.3 V. The minimum energy/cycle of larger ring periods conditions are obtained in low voltage ranges. This result indicates that reduction of power consumption by lowering operating voltage is effective not only for ultra-low speed circuits like a sensor node, but also nominal speed circuits like common SoCs. In addition, further improvement of energy/cycle can be obtained with compromising the delay with V th control. Generally, the impact of leakage current for energy/cycle increases when the delay is increased. However, leakage current can be reduced by controlling V th , and compromising the delay always improves energy/cycle when flexible V th control is introduced. This relation will be theoretically discussed in Sec. 3. Figs. 2(a)-2(c) depict relation between energy/cycle and V dd when transistors have 100, 80, and 65 mV/dec. SS. Inverter chain delay is kept 1 ns, 10 ns, 100 ns, 1 us, and 10 us with V th control. When SS is improved, smaller energy/cycle is obtained, and minimum energy point (MEP) where minimum energy/cycle is obtained is shifted to a lower voltage. In case of SS ¼ 65 mV/dec., MEP of inverter chain delay = 1 ns-10 us is about 0.24 V-0.13 V, and more efficient energy/cycle at MEP can be obtained in comparison with the case of SS ¼ 100 mV/dec. Consequently, further lowering of operation voltage has the significant impact on improvement of energy/cycle when steeper SS transistors are introduced.
Lowering operation voltage and process variability when SS is improved
However, minimum operation voltage is limited by the process variability [13] , and MEP is also obtained at a higher voltage when process variability increased. Increase in leakage current or delay due to variability has a larger impact than decrease of them, and process variability increases energy/cycle. As distribution of V th variability is represented with normal distribution, transistors with nx (n > 1) current and with 1=n current equally likely appear in subthreshold operation. Here, increases in current and delay of circuits due to a pair of nx-and 1=nx-current transistors can be represented as ðn þ 1=n À 2Þx ¼ ððn À 1Þ 2 =nÞx. This term indicates that increased process variability always worsens the energy/cycle. In addition, when circuits operate at near the minimum operation voltage, several cells which include large V th variation are nearly failing to operate, and these cells have an extremely large delay or current. As a result, energy/cycle is worsened near the minimum operation voltage, and MEP is obtained at a bit higher voltage than the minimum operation voltage.
Figs. 3 and 4 compare energy/cycle at MEP when the process variabilities V th ¼ 0, 20, and 40 mV are given. Energy/cycle (EC opt ), supply voltage (V ddopt ), and VTH0 parameter of BSIM (V thopt ) at MEP are depicted in Figs. 3 and 4 . The minimum energy/cycle is deteriorated by process variability because higher operation voltage is required and V ddopt rises. When SS ¼ 100 mV/dec., the minimum energy/cycles of V th ¼ 0 mV and 40 mV are 4.5-8.2 fJ (delay 1 ns-10 us) and 6.9-10.9 fJ, and impact of process variability is limited. However, in case of SS ¼ 65 mV/dec., the minimum energy/cycles are deteriorated from 1.6-5.6 fJ to 4.3-8.0 fJ when V th is increased from 0 mV to 40 mV. The minimum energy/ cycles in SS ¼ 65 mV/dec., V th ¼ 40 mV case is nearly equal to SS ¼ 100 mV/dec., V th ¼ 0 mV case, and improvement of SS is spoiled by the process variability. The MEP of SS ¼ 65 mV/dec. case is lower than that of SS ¼ 100 mV/dec. case, and the margin between minimum operation voltage and MEP is smaller in SS ¼ 65 mV/dec. case. The impact of process variability gets more serious for ultra-low voltage operation when SS is improved. When V th is suppressed to 20 mV, minimum energy/cycle in SS ¼ 65 mV/dec. is 2.1-5.8 fJ, which is not seriously degraded from SS ¼ 65 mV/dec., V th ¼ 0 mV case. Suppression of variability is effective for improvement of energy/cycle in SS-improved transistors.
These results indicate that attractive high energy efficiency is obtained with steeper SS transistors at lower voltage than that of conventional SS transistors, and that sufficient suppression of process variability is also essential to obtain the benefits of these high energy efficiency with steeper SS transistors.
2.4
Utilization of small on-current sub-60 mV/dec. SS transistors in ultra-low speed application TFET is one of the most prospective transistors which enable sub-60 mV/dec. SS. However, TFET is suffering from their small on-current. Here we clarify the required on-current for TFET based on simulation. We simulated SS ¼ 45 mV/dec. transistor with smaller current which have 1/3, 1/10, 1/30, 1/100, and 1/300 on-current in comparison with nominal on-current of transistors in PTM 22 nm model. The mobility parameter of PTM model is modified to simulate small on-current.
Figs. 5(a) and 5(b) show the relation between energy/cycle and V dd when inverter chain delay is kept 1 ns and 100 ns respectively. When the inverter chain delay is 1 ns and circuit operates in nominal speed, even the 1/3 on-current spoil the impact of improvement of the SS, and 1/30, 1/100, and 1/300 on-current could not achieve 1 ns delay. However, in case of 100 ns delay which corresponds to subthreshold operation, even 1/30 on-current improved energy/cycle by about 20% at MEP in comparison with nominal on-current 65 nm/dec. transistor. Fig. 5(c) depicts the simulated energy/cycle at MEP of nominal on-current 65 nm/dec. transistor, small on-current 45 nm/dec. transistors. Each of 1/10, 1/30, 1/100, and 1/300 small on-current 45 nm/dec. transistor achieved better energy/ cycle than nominal on-current 65 nm/dec. transistor when inverter chain delay is about over 10 ns, 30 ns, 100 ns, and 1 us respectively. We clearly observed that benefit of steeper SS can be obtained in subthreshold operation, and demonstrated that small on-current steep SS transistors are applicable to low-speed applications.
Qualitative discussions
This section describes qualitative discussions which supports discussions in Sec. 2 where we suggested application of ultra-low voltage design to nominal speed circuits, improvement of energy/cycle by compromising delay, effectiveness of lowering operation voltage and suppressing process variability with steeper SS transistors, and applicability of low on-current steep SS transistors. Energy/cycle of n stage gates can be written as Eq. (1).
where EC is energy/cycle, C is the load capacitance, I leak is the off-leakage current of the circuit, and D is delay of the circuit. The first and second terms of the right hand side are originated from the dynamic power and the static power respectively. The source-drain current in the subthreshold region can be written as Eq. (2) [11] .
where v t is the thermal voltage. The constant I 0 determines I ds at V gs ¼ 0. The offleakage current can be calculated with
(1) can be approximated with Eq. (3) when V dd > V th , that is, not in the subthreshold region. Delay D is in proportional to the time constant RC and the number of the stages of the circuit n, and Eq. (3) is introduced as discussed in [16] when driver resistance R is substituted by V dd =I on . The on-current I on can be represented by common equation obtaining source-drain current of MOSFET in saturation region.
Delay D can be kept constant by lowering both of V dd and V th . When V dd and V th are lowered, energy/cycle decreases according to Eqs. (1) and (3). This relation supports discussion about effectiveness of lowering V dd and V th at nominal speed for improvement of energy/cycle in Sec. 2.2. After V dd and V th is sufficiently lowered, increase of off-leakage current by expðÀV th Þ part become significant, and lowering V dd with keeping the delay constant by V th control increases energy/cycle. This increase of energy/cycle is also consistent with simulation results in Fig. 3(a) .
We next focus on energy efficiency in subthreshold region. Assuming that I on in the subthreshold region is current when V gs ¼ V ds ¼ V dd , relation between the I on and off-leakage current in the subthreshold region is written as Eq. (4) [17] .
where S is the gradient of the SS (V/dec.). Equation (5) is obtained [18] from Eq. (1), Eq. (4) and D $ n Á C Á V on =I on . Off-leakage current I leak and V th are dropped out in Eq. (5) .
Equations (3) and (5) indicate that by raising V th , energy/cycle is improved in the above-threshold region and not improved in the subthreshold region. In nearthreshold region, where circuit operation is shifted from above-threshold to subthreshold region, improvement of energy/cycle becomes slower when V th is raised. Consequently, in all of above-threshold, near-threshold, and subthreshold regions, raising V th does not increase energy/cycle. These relations are consistent with discussion about improvement of energy/cycle by raising V th and compromising delay in Sec. 2.2.
Equation (5) We next discuss about the small on-current steep SS transistors. Here, we assume that on-current of the small on-current steep SS transistors, I 
Conclusion
In this paper, we discussed impacts of flexible V th controllability, low process variability, and steep SS with low on-current of new structure transistors on ultralow voltage designs. Based on simulation, we clarified that when the flexible V th control is introduced, ultra-low voltage designs can be applicable to common SoCs as well as low speed applications. Operation voltage is increasingly lowered by development of steeper SS transistors, and reduction of process variability is also essential to utilize the ultra-low voltage region with high energy efficiency. Our experiments also indicated that small on-current steep SS transistors like TFETs, can be applicable to low power and low speed applications even if their on-current is 1/30-1/300 of common Si MOSFET.
